In this paper, we propose a design of a 0.1 µm single halo (SH) thin film silicon-on-insulator (SOI) nMOSFET device for analogue and mixed signal applications. The single halo structure has a high pocket impurity concentration near the source end of the channel and low impurity concentration in the rest of the channel. The design methodology is based upon the improvement in the short-channel effects (SCE) and suppression of the kink. The device is optimized for various film thicknesses and different peak dopings. The position of the peak doping near the source is also an important parameter and hence, also needs to be optimized. The SH devices show better V th -L roll-off, low drain induced barrier lowering, higher breakdown voltages and lower floating-body effects. The experimental results have shown the superior analogue performance of SH SOI MOSFETs. Also, the low drain junction capacitance as a result of low impurity concentration near the drain region is beneficial for improved circuit performance.
Introduction
The requirement for combining analogue and digital functions on the same chip has been necessitated by the current demands for system-on-chip (SOC) applications. For SOC applications, the requirements are: use of a single technology, high integration density, low power dissipation and good isolation, all of which can readily be achieved with thin film silicon-on-insulator (SOI) technology [1] . However, optimizing the CMOS device design for mixed mode and analogue systems is challenging due to the conflicting device performance requirements for the digital logic and analogue functions.
To enhance the performance of deep submicron MOSFETs, non-homogeneous lateral doping profiles have been proposed. Recently, asymmetric channel implantations at the source end have been introduced for bulk [2, 3] as well as SOI MOSFETs [4, 5] . The structure, known as a single halo (SH) SOI MOSFET, shows improved device 1 Present address: ECE Department, National Institute of Technology Srinagar 190 006, India.
performance.
The SH structure has a high pocket of doping around the source and lower doping in the rest of the channel. The asymmetrical doping profile redistributes the lateral electric field in the device, which increases the average velocity of carriers near the source end [2] , an advantage in mixed mode analogue/digital circuits. The SH device has better performance in terms of threshold voltage roll-off, drain induced barrier lowering (DIBL), subthreshold slope and drain saturation currents in comparison to conventional (CON) SOI MOSFETs. The floating-body effects such as kink and parasitic bipolar junction transistor (pBJT) limit the performance of SOI in analogue circuits. The absence of the kink and lower inherent parasitic bipolar junction transistor gain of SH SOI has been reported elsewhere in detail [6, 7] .
The SH SOI MOSFETs have also shown superior ac performance. The SH SOI MOSFETs have been evaluated by using a small-signal model and it has been shown that ac transconductance is higher in SH SOI devices. Further, the output resistance of SH SOI devices is not only higher but its dynamic range also increases and the results have been published in [8] . Due to the lower doping concentration near the drain end, the electric fields are lower, which improves the hot-carrier immunity of SH SOI MOSFETs. The detailed superior hot-carrier results of SH SOI devices in analogue regime have been produced in [9] .
Device fabrication
The structure of a typical SH SOI MOSFET is shown in figure 1 . The devices used in this work are fabricated on SIMOX wafers. The standard CMOS technology has been used for the fabrication. The CON SOI and SH SOI n-MOSFETs have been fabricated on the same wafer. The threshold voltage adjustment of the CON SOI MOSFETs is done before the gate oxidation, whereas the implant for the SH SOI devices is done after the gate formation. The implantation was carried out at tilt angles of 7
• , 10
• and 15
• . The thickness of the silicon film T SOI was 35, 50 and 65 nm. E-beam lithography is used to define the polysilicon gate. The thicknesses of the gate oxide and buried oxide are 3.9 nm and 180 nm, respectively. The different silicon film thickness wafers received different V th implantations. The devices had a source/drain extension in addition to a deep source/drain junction. A two-step titanium silicidation process with Ge preamorphization is implemented to control the silicide depth and reduce the series contact resistance. The first step anneal is at 450
• C for 3 min followed by a selective etch to remove TiN and unreacted Ti. The second step is at 780
• C for 30 s. Such a low temperature silicidation reduces the dopant redistribution, which is important to realize SH profiles in the deep sub-micrometre regime [4] . Figure 2 shows the simulated doping profile in the lateral direction along the channel for 0.1 µm and 0.5 µm nMOSFETs. It shows the heavy doping near the source with the rest of the channel lightly doped. The doping profiles were obtained from the process simulator TSUPREM4 [10] by using actual process parameters as used in their fabrication. Figure 3 shows the experimental output characteristics obtained for 0.2 µm CON and SH SOI MOSFETs. It can be seen from the graph that the SH SOI device shows excellent output characteristics with no DIBL, no kink, higher drive currents and flatter saturation characteristics. The experimental results have also shown that SH devices have higher breakdown voltages in comparison to CON SOI MOSFETs. A reason for the enhanced breakdown is that the peak electric fields near the drain in the SH MOSFETs are lower than those in the CON MOSFET. The lower value of the peak electric field near the drain also improves the hotcarrier immunity of SH MOSFETs [11] . The flatter saturation characteristics give higher output resistance, thus increasing the intrinsic gain in analogue applications. 
Output characteristics

Model parameter optimization for simulations
The simulations were carried out to match the experimental characteristics with simulations for both CON and SH SOI MOSFETs. The simulations were carried out in TSUPREM4 [10] and Medici [12] . The typical results are shown in figure 4 . It can be observed that experimental data match well with the simulations. The model parameter values in Medici were adjusted from their default values. The model parameter optimization was also carried out for different channel lengths and for varying film thicknesses and tilt angles.
Design methodology
The aim of the present paper is to propose a design of a 0.1 µm SH thin film SOI MOSFET for analogue and mixed signal applications. The key issue is the short-channel performance of SH in comparison to CON SOI devices. The other performance criterion for the device design is the suppression of the kink. A proper device design shows that these effects can be effectively suppressed using the SH SOI MOSFETs.
The short-channel performance
Matching of different parameters is a critical issue in the design of precision analogue circuits. There is often a mismatch between a MOSFET matched pair in analogue circuits, like in a differential amplifier. One of the most important device parameters to be matched is the threshold voltage (V th ) of MOSFETs. It determines both the ON drive current and the OFF leakage current, so it needs to be carefully controlled. Further, to achieve a better circuit performance in analogue circuits, devices with different channel lengths are often used e.g. in a common source cascoded configuration. Optimizing a MOSFET with one channel length (L) for better performance will degrade the performance of another channel length device. As MOSFET dimensions are scaled down, V th varies because of short-channel effects, which may include the reverse shortchannel effect [13] . A flatter V th -L characteristic therefore ensures a good match between transistors. Attempts have been made in CMOS technology to keep V th roll-off to a minimum or to obtain a flat V th -L dependence. For the deep submicrometre regime, short-channel effects (SCE) are usually controlled by increasing the channel-doping concentration; however, this results in an increase of the threshold voltage and decrease of the electron mobility in the channel. This will degrade the electrical performance of the device [14] . Scaling the gate oxide thickness can reduce the threshold voltage for high channel-doping concentrations; however, direct tunnelling imposes a limit on the gate oxide thickness. Use of appropriately optimized SH dopings can ensure a relatively flat V th -L dependence.
5.1.1.
Experimental results. Figure 5 shows the experimental V th -L variation of the SH SOI MOSFETs in comparison with CON devices. As can be seen, the SH devices show inverse V th roll-off in the deep sub-micron range. In order to understand the roll-on phenomenon, process and device simulations for both SH and CON devices were carried out using TSUPREM-4 [10] and Medici [12] . The structures created in TSUPREM4 by using actual process parameters as used in their fabrication process were used for the Medici device simulator. Extensive simulations were carried out to compare the performance of the two structures. The simulations confirmed this effect of initial V th roll-off due to short-channel effects and subsequent increase in threshold voltages below the channel length of 0.2 µm as shown in figure 5 . The reason for the inverse V th roll-off in the case of the SH devices can be seen by comparing the simulated doping profiles of 0.1 µm and 0.5 µm devices as discussed in the previous section (figure 2). In the 0.1 µm case, the heavy p + doping has penetrated through the channel region, leading to a heavier doping throughout the channel region, and hence an increase in the threshold voltage V th . This trend for increasing threshold voltage V th with decreasing channel length L counters the SCE-driven decrease in V th . Qualitatively one may have expected that it is the peak doping which should determine the V th of the device, but it can be seen that the average doping in the rest of the channel also plays a role due to 2D effects. This can also be observed from the lower threshold voltage of longer channel length SH devices, where the average doping is less than that of very short channel length devices.
Also, it can be seen from figure 5 that the total V th variation for SH devices is 90 mV, which is about 62% less than that of CON devices.
V th is the difference between the threshold voltages of the long channel length device (here 1 µm) and the short channel length devices. These SH devices show an almost flat V th -L variation, which is highly desirable for analogue applications.
Simulation and optimization of 0.1 µm SH SOI
nMOSFET. First, the detailed simulations were carried out to find out the effect of implant tilt on the threshold voltage and drain saturation current. The aim was to find a usable range of implant tilt angles for a 0.1 µm SH SOI MOSFET, so as to have an acceptable value of the threshold voltage. The other technological parameters under consideration were the silicon film thickness and dose of the halo implant. All other process parameters such as energy of the channel implant, source drain implant, substrate doping etc remained the same. The process parameters are shown in table 1. These process parameters were used in the process simulator TSUPREM4 to generate the device and subsequently it was fed to the device simulator Medici.
Initially simulated V th -L variation was plotted for different tilt angles from 7
• to 16
• , keeping the dose (4 × 10 13 cm −2 ) constant. V th was extracted from the low drain bias transfer characteristics. The results are shown in figure 6 . As is seen, increasing the tilt angle enhances the roll-up effect. From this plot it is clear that using tilt angles less than about 14
• ensures a relatively flat V th -L variation for the abovementioned dose. However, decreasing the tilt angle to a very low value will increase the leakage currents, since V th is reduced. To increase the V th , the doping concentration and/or the silicon film thickness can be increased [15] . Therefore, extensive simulations were undertaken to find a suitable range of tilt angles in combination with the dose and silicon film thickness. Figure 7 shows the plot of V th versus tilt angle and figure 8 shows I ON /I OFF as a function of the tilt angle for a silicon film thickness of 50 nm. I ON was measured by shorting the gate terminal with the drain terminal, and I OFF was measured by shorting the gate terminal with the source terminal and the drain voltage V DS was equal to 1.2 V. The plots are shown for four different doses. It is observed that I ON /I OFF varies exponentially with the tilt angle and having a • ↔ 9 larger tilt ensures a larger I ON /I OFF ratio. However, looking at figure 7 the larger tilt angle is not feasible particularly for a higher dose because of very high V th . The device has to be optimized for a particular V th -L variation. Further, small threshold voltage values for a 0.1 µm device will increase the I OFF in long channel length devices as can be inferred from figure 6 . Therefore, from these plots, it can be inferred that for L = 0.1 µm having a silicon film thickness of 50 nm, the optimum tilt angle is 10
• with a dose of 3-4 × 10 13 cm −2 . Similar extensive simulations were carried out for 35 nm and 65 nm silicon film thicknesses. The optimum channel implant tilt angle and dose for a 0.1 µm device are given in table 2. There is a trade-off between the tilt angle and dose in order to keep the device performance within the optimum range and obtain a flatter V th -L curve.
Kink
The kink effect [1] occurs in partially depleted (PD) SOI devices due to floating-body effects. In fully depleted (FD) devices, the kink is usually not seen. In digital applications, the floating-body effect can cause hysteresis/history effects [16, 17] . The kink effect is not a desirable phenomenon. The analogue performance is affected as the kink strongly degrades the linearity and output conductance. The other effects are: it causes current overshoot [18] and it is difficult to implement in a circuit simulator because it is a time-dependent phenomenon. In analogue applications, the kink effect has been overcome by using a grounded body [19] or by using fully depleted SOI MOSFETs that also have a higher g m /I D ratio in weak inversion [20] . However, a weak nominal kink may still be present in fully depleted devices, which may not be visible in dc output characteristics, but can be identified in the ac output conductance. The other considerations in analogue applications are ac floating-body effects, low frequency noise overshoot and degraded harmonic distortion [21] , all of which can affect the device and circuit performance.
Measurement and simulation of the kink effect.
Experimental output dc characteristics for 0.1 µm CON and SH devices, fabricated on 35 nm thick silicon film, are shown in figure 9 . The CON device shows a minute kink whereas the SH device has a more significant kink. This is in contrast to figure 10 , where no kink is seen for devices having 0.16 µm channel length and 65 nm film thickness. The difference is probably due to higher fields in the 0.1 µm device compared to the 0.16 µm, coupled with the fact that for the 35 nm film, the CON is nearly fully depleted but the SH is not, due to heavy doping near the source. This leads to hole accumulation near the source end for SH devices, resulting in the kink. Device simulations were carried out to confirm that 65 nm film devices are FD for both CON and SH, whereas the 35 nm devices are FD for CON but PD for SH. Figure 11 shows the simulated contours of hole (majority carriers) concentration in the body in all the four cases. It is clearly seen that the density of holes in the 35 nm SH device is almost one order of magnitude higher than that of CON devices. In 65 nm devices, the density of holes is very small in both cases (much less than the doping), and both devices operate as FD devices. It should also be noted that the 35 nm SH device has a higher implant than the 65 nm SH device, and this is the reason why, despite a larger film thickness, the 65 nm device is fully depleted.
From the simulation output files, the source-body potential barrier φ BS was extracted at the back interface. The barriers for all the four cases are plotted versus V DS in figure 12 . The 0.1 µm SH MOSFET of T SOI = 35 nm shows the largest barrier, which diminishes abruptly at a particular value of V DS . At this value of V DS (about 0.7 V), the kink occurs. The value of the drain voltage where the kink occurs will depend upon the value of the gate drive. The CON device of the 35 nm thickness has an unobservable kink and as can also be seen from figure 12 , the barrier is lower than that of the corresponding SH device. The source-body potential barriers for both 65 nm thickness MOSFETs are small, and hence both are fully depleted devices, with CON being 'less' fully depleted than the SH. This correlation between the presence of the kink and high φ BS value is also seen in a variety of other devices. It can, therefore, be concluded that the occurrence of the kink in the output characteristics not only depends upon the thickness of the silicon film, but also on other parameters. Hence, the kink effect is due to a complex interplay between the drain field, film thickness and doping profile. parameters and the operating condition of the device. For analogue applications, the kink has to be avoided. A good design of the device can suppress or reduce the occurrence of the kink. In SH devices, we have an additional parameter, namely tilt angle, which can be efficacious for the optimization of the device design in analogue applications. Technologically, the kink can be effectively controlled in SH devices by changing the halo doping profile in conjunction with the silicon film thickness. Extensive simulations were carried out to find a usable range of implant tilt angles for a channel length of 0.1 µm SH SOI nMOSFET, so that the kink is effectively suppressed in SH devices. The other technological parameters under consideration were the silicon film thickness and the dose of the halo implant. All other process parameters such as energy of the channel implant, source drain implant, substrate doping etc remained the same. The simulations were carried out for three film thicknesses, namely 35 nm, 50 nm and 65 nm. For each film thickness, the dose as well as the tilt angle of the implant was varied, with the dose from 2 × 10 13 cm −2 to 6 × 10 13 cm −2 , and the tilt angle from 7
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• to 15
• with a step size of 1
• . All the simulations were carried out at V GS -V th of 200 mV as the analogue circuits are often operated around this gate overdrive.
The criterion for the design window is based upon the extraction of the source-body potential barrier φ BS near the back interface from the simulation output files. The absence of an obvious kink in the output characteristics does not necessarily imply that the device is fully depleted. The sourcebody potential barrier curve is a more sensitive method to determine the occurrence of the kink, and more explicitly tells us whether the device is fully depleted or partially depleted. This sensitivity has been authenticated by the simulated potential barrier plot of figure 12 , which is conjoined with the presence or absence of the kink in figures 9 and 10. The source-body potential barrier for some typical tilt angles and doses is shown in an array in figure 13 . From the plots, we can observe that for a very thin silicon film with low implant dose, a wide range of tilt angles can be used. As the dose increases the window of the usable tilt angle narrows down, due to the large source-body potential barrier. Only low tilt angles can be used. For large film thickness, the effectiveness of the single halo implant is limited to smaller doses and lower tilt angles, e.g. in order to avoid a kink in the 65 nm thickness film, an optimum dose is 2 × 10 13 cm −2 with tilt angles lower than 11
• . This is because the 65 nm silicon film thickness device will be partially depleted, when a higher dose is used with large tilt angles. The concise results of the simulations are presented in table 2.
Depending on the film thickness and dose, we can select an optimum tilt angle to suit our requirements. The range of the window could have been increased by decreasing the dose and/or implant tilt angle, but it increases the OFF state current of the device. This has already been shown in the previous section. That a higher dose of the halo implant results in the appearance of the kink is comprehensible; however, we see that an increase in the tilt angle also produces a kink.
Conclusion
A design window for a 0.1 µm channel length device has been obtained to improve the SH device performance in analogue applications. The criterion was an acceptable value of the threshold voltage and the absence of dc kink. An optimized range of tilt angles was obtained for different doses and silicon film thicknesses and the same is shown in table 2. It can be observed that a very narrow range of tilt angles is obtained. However, it may be possible to widen this range by including the energy of the channel tilt implant as an input set of parameters, which we have not considered.
